



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/731,730

12/09/2003

Maneesh Soni

3226.1024-001

5151

21005

7590

02/28/2008

HAMILTON, BROOK, SMITH & REYNOLDS, P.C.

530 VIRGINIA ROAD

P.O. BOX 9133

CONCORD, MA 01742-9133

EXAMINER

FLORES, LEON

ART UNIT

PAPER NUMBER

2611

MAIL DATE

DELIVERY MODE

02/28/2008

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/731,730	<b>Applicant(s)</b> SONI ET AL.	
	<b>Examiner</b> Leon Flores	<b>Art Unit</b> 2611	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 24 January 2008.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)          | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

## **DETAILED ACTION**

### ***Response to Arguments***

1. Applicant's arguments with respect to claims 1-20 have been considered but are moot in view of the new ground(s) of rejection.

### ***Response to Remarks***

Applicant asserts that, "*Alexander is non-analogous art*".

The examiner respectfully disagrees. It has been held that a prior art reference must either be in the field of applicant's endeavor or, if not, then be reasonably pertinent to the particular problem with which the applicant was concerned, in order to be relied upon as a basis for rejection of the claimed invention. See *In re Oetiker*, 977 F.2d 1443, 24 USPQ2d 1443 (Fed. Cir. 1992). In this case, both applicant's and Alexander's disclosure deal with synchronization. However, taking the contrary, a new ground of rejection has been issued in view of applicant clarification during the interview, and in order to substantiate for the new limitations.

Applicant further asserts that, "*Alexander does not teach or suggest shifting data samples rapidly out of the clocked delay chain at a higher output rate than an input rate of data samples coming into the clocked delay chain*".

The examiner respectfully disagrees. One skilled in the art would know that by reducing the length of the delay line one may conclude that the output rate is greater than the input rate since some of the registers are being bypassed. However, taking the contrary, a new ground of rejection has been issued in order to substantiate for the new limitations.

Applicant finally asserts that, "*Neither Alexander nor the Prior Art teach, suggest or make obvious a processor which controls the data shifting rates*".

The examiner respectfully disagrees. The reference of Alexander does teach a Control circuit for adjusting the length of the delay line. (See col. 4, lines 24-25) Furthermore, one skilled in the art would know that by reducing the length of the delay line one may conclude that the output rate is greater than the input rate since some of the registers are being bypassed. However, taking the contrary, a new ground of rejection has been issued in order to substantiate for the new limitations.

### ***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

4. **Claims (1, 14-15) are rejected under 35 U.S.C. 103(a) as being unpatentable over Miller et al. (hereinafter Miller) (US Patent 4,368,434)**

Re claim 1, Miller discloses a method of digitally processing a sequence of data samples comprising: reading the sequence of data samples into a tapped clocked delay chain (See fig. 1: the input to element 20); processing data samples from taps on the clocked delay chain. (See fig. 1: 20)

But the reference of Miller fails to explicitly teach that in response to receiving a signal of completion of a processing event, reducing the length of the delay chain by shifting data samples rapidly out of the clocked delay chain at a higher output rate than an input rate of data samples coming into the clocked delay chain.

However, the reference of Miller does suggest the teaching of mode control which, in response to determining a clock select, determines the speed with which the signal moves through the delay line. (See fig. 1: 26 "CLOCK SELECT" & col. 1, lines 54-56 & col. 4, lines 24-26)

Therefore, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Miller, in the manner as claimed, for the benefit of selecting the rate which samples are shifted through the delay line.

The reference of Miller discloses the limitations as claimed above, except he fails to explicitly teach dynamically reducing the length of the clocked delay chain as data samples continue to be read into the clocked delay chain.

However, the reference of Miller does suggest the teaching of mode control which, in response to determining a delay select, determines the length of delay line. (See fig. 1: 26 "DELAY SELECT" & col. 1, lines 67-68 & col. 4, lines 22-24)

Therefore, it would have been obvious to one of ordinary skills in the art to

incorporate this feature into the system of Miller, in the manner as claimed, for the benefit of determining and reducing the length of the delay line.

Claim 14 is an apparatus claim corresponding to method claim 1. Hence, the steps performed in method claim 1 would have necessitated the elements in apparatus claim 14. Therefore, claim 14 has been analyzed w/r to claim 1 above.

Claim 15 has been analyzed and rejected w/r to claim 1 above.

**5. Claims (2-3, 10-11) are rejected under 35 U.S.C. 103(a) as being unpatentable over Miller et al. (hereinafter Miller) (US Patent 4,368,434), as applied to claim 1 above, and further in view of Applicant Admitted Prior Art. (hereinafter Prior art)**

Re claim 2, the reference of Miller fails to explicitly teach that wherein the data samples are from a data packet.

However, Prior art does. (See page 1, line 20 – page 2, line 10) Prior art discloses that, during timing acquisition of a 802.11a packet, samples are often tapped from registers in a delay chain.

Taking the combined teachings of Miller and Prior art as a whole, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Miller, in the manner as claimed and as taught by Prior art, for the benefit of complying with IEEE standards.

Re claim 3, the combination of Miller and Prior art further discloses that wherein the data packet conforms to a transmission system selected from the group of 802.11 a, 802.11 g and HIPERLAN/2 transmission systems. (In Prior art, see page 1, line 20 – page 2, line 10)

Claim 10 has been analyzed and rejected w/r to claim 2 above.

Claim 11 has been analyzed and rejected w/r to claim 3 above.

**6. Claims (4-5) are rejected under 35 U.S.C. 103(a) as being unpatentable over Miller et al. (hereinafter Miller) (US Patent 4,368,434), as applied to claim 1 above, and further in view of Warren et al. (hereinafter Warren) (US Patent 6,075,807)**

Re claim 4, the reference of Miller fails to explicitly teach that wherein the event includes a synchronization of the data packet.

However, Warren does. (See fig. 1 & col. 4, lines 24-39) Warren discloses that after synchronization has been achieved, the bit synchronization logic unit may adjust the propagation rate of the delay line.

Taking the combined teachings of Miller and Warren as a whole, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Miller, in the manner as claimed and as taught by Warren, for the benefit of achieving synchronization.

Re claim 5, the combination of Miller and Warren further discloses that wherein

the clocked delay chain comprises a plurality of pipelined registers. (In Warren, see col. 3, lines 42-44)

**7. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Miller et al. (hereinafter Miller) (US Patent 4,368,434) and Warren et al. (hereinafter Warren) (US Patent 6,075,807)**

Re claim 6, the combination of Miller and Warren fail to explicitly teach that wherein the reducing the length of the clocked delay chain is performed until a desired length of the clocked delay chain is achieved.

However, the reference of Miller does suggest the teaching of mode control which, in response to determining a delay select, determines the length of delay line. (See fig. 1: 26 "DELAY SELECT" & col. 1, lines 67-68 & col. 4, lines 22-24)

Therefore, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Miller, as modified by Warren, in the manner as claimed, for the benefit of determining and reducing the length of the delay line.

**8. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Miller et al. (hereinafter Miller) (US Patent 4,368,434) and Warren et al. (hereinafter Warren) (US Patent 6,075,807)**

Re claim 7, the combination of Miller and Warren fail to explicitly teach that wherein reducing the length of the clocked delay chain further includes bypassing empty registers.



However, the reference of Miller does suggest the teaching of mode control which, in response to determining a delay select, determines the length of delay line.

(See fig. 1: 26 "DELAY SELECT" & col. 1, lines 67-68 & col. 4, lines 22-24)

Furthermore, one skilled in the art would know that if the length of delay line is reduced some of the registers in the delay line will be bypassed.

Therefore, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Miller, as modified by Warren, in the manner as claimed, for the benefit of determining and reducing the length of the delay line.

**9. Claims (8 & 13) are rejected under 35 U.S.C. 103(a) as being unpatentable over Miller et al. (hereinafter Miller) (US Patent 4,368,434) and Warren et al. (hereinafter Warren) (US Patent 6,075,807)**

Re claim 8, Warren discloses a method of digitally processing a sequence of data samples of a data packet comprising: reading the sequence of data samples from a data packet into a tapped clocked delay chain comprising a plurality of pipelined registers (See fig. 12 & col. 3, lines 42-44); processing data samples from taps on the clocked delay chain to synchronize a data packet. (See fig. 1 & col. 4, lines 19-40)

But the reference of Warren fails to explicitly teach that in response to receiving a signal of completion of synchronization of the data packet, shifting samples rapidly out of the clocked delay chain at a higher output rate than an input rate of data samples coming into the clocked delay chain.

However, the reference of Warren does suggest the teaching of adjusting the

propagation rate of the delay line once synchronization has been achieved. (See fig. 1 & col. 4, lines 24-39)

Therefore, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Warren, in the manner as claimed, for the benefit of achieving synchronization.

The reference of Warren discloses the limitation as claimed above, except he fails to explicitly teach reducing the length of the clocked delay chain by bypassing empty registers as data samples continue to be read into the clocked delay chain; and repeating the steps of shifting data samples rapidly out of the clocked delay chain at a higher output rate than the input rate and reducing the length of the clocked delay chain.

However, Miller does. (See fig. 1: 26 "DELAY SELECT" & col. 1, lines 67-68 & col. 4, lines 22-24) Miller discloses mode control which, in response to determining a delay select, determines the length of delay line. The reference of Miller further teaches signals L0 to L7, which are the 8 bits of the DELAY SELECT control signal. These bits determine the length of the delay line by short circuiting or bypassing shift registers. (See fig. 3 & col. 5, lines 52-60) Furthermore, in response to determining a clock select, determines the speed with which the signal moves through the delay line. (See fig. 1: 26 "CLOCK SELECT" & col. 1, lines 54-56 & col. 4, lines 24-26)

Taking the combined teachings of Warren and Miller as a whole, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Warren, in the manner as claimed and as taught by Miller, for the benefit of controlling the length of the delay line.

Claim 13 is an apparatus claim corresponding to method claim 8. Hence, the steps performed in method claim 8 would have necessitated the elements in apparatus claim 13. Therefore, claim 13 has been analyzed w/r to claim 8 above.

**10. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Miller et al. (hereinafter Miller) (US Patent 4,368,434)**

Re claim 9, Miller discloses an apparatus comprising: a pipeline of registers that store data samples (See fig. 3 & col. 5, lines 24-25); logic circuitry which controls each individual register of the pipeline of registers (See fig. 3: 44); a multiplexer having inputs from select registers from the pipeline of registers, and an output. (See fig. 3 & col. 5, lines 25-26)

But the reference of Miller fails to explicitly teach that a processor which controls the data shifting rates, the logic circuitry, and the output of the multiplexer based on a plurality of processing events of the apparatus.

However, the reference of Miller does suggest the teaching of mode control which, in response to determining a clock select, determines the speed with which the signal moves through the delay line. (See fig. 1: 26 "CLOCK SELECT" & col. 1, lines 54-56 & col. 4, lines 24-26)

Therefore, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Miller, in the manner as claimed, for the benefit of selecting the rate which samples are shifted through the delay line.

**11. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Miller et al. (hereinafter Miller) (US Patent 4,368,434)**

Re claim 16, the reference of Miller fails to explicitly teach bypassing an empty portion of clocked delay chain.

However, the reference of Miller does teach signals L0 to L7, which are the 8 bits of the DELAY SELECT control signal. These bits determine the length of the delay line by short circuiting or bypassing shift registers. (See fig. 3 & col. 5, lines 52-60)

Therefore, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Miller, in the manner as claimed, for the benefit of determining and reducing the length of the delay line.

**12. Claim 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over Miller et al. (hereinafter Miller) (US Patent 4,368,434)**

Re claim 17, the reference of Miller fails to explicitly teach performed in response to receiving a signal of completion of a processing event.

However, the reference of Miller does suggest the teaching of mode control which, in response to determining a clock select, determines the speed with which the signal moves through the delay line. (See fig. 1: 26 "CLOCK SELECT" & col. 1, lines 54-56 & col. 4, lines 24-26)

Therefore, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Miller, in the manner as claimed, for the benefit of selecting the rate which samples are shifted through the delay line.

**13. Claims (19-20) are rejected under 35 U.S.C. 103(a) as being unpatentable over Miller et al. (hereinafter Miller) (US Patent 4,368,434)**

Re claim 19, the reference of Miller fails to explicitly teach wherein the processor is a state- machine.

However, the reference of Miller does teach signals L0 to L7, which are the 8 bits of the DELAY SELECT control signal. These bits determine the length of the delay line by short circuiting or bypassing shift registers. (See fig. 3 & col. 5, lines 52-60)

Therefore, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Miller, in the manner as claimed, for the benefit of determining and reducing the length of the delay line.

Claim 20 has been analyzed and rejected w/r to claim 19 above.

***Conclusion***

14. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Alexander. (US Patent 6,765,419 B2)

***Contact***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leon Flores whose telephone number is 571-270-1201. The examiner can normally be reached on Mon-Fri 7-5pm Alternate Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Payne can be reached on 571-272-3024. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

LF  
February 9, 2008

/David C. Payne/  
Supervisory Patent Examiner, Art Unit 2611